PATENT ABSTRACTS OF JAPAN

(11)Publication number:

11-317076

(43)Date of publication of application: 16.11.1999

(51)Int,CI,

G11C 11/407 G11C 11/409 H03K 19/0175 H03L 7/00

(21)Application number: 11-012184

20.01.1999

(71)Applicant:

FUJITSU LTD

(72)Inventor:

KAWASAKI KENICHI SATO YASUHARU MATSUZAKI YASURO

SUZUKI TAKAAKI

(30)Priority

(22)Date of filing:

Priority number: 10 9533

Priority date : 21.01.1998


Priority country: JP

(54) INPUT CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT HAVING THE SAME

(57)Abstract:

PROBLEM TO BE SOLVED: To conduct the lock—on process of a clock by a DLL circuit in a semiconductor integrated circuit (for example, a synchronous DRAM) after the completion of a self refresh without the necessity of a dummy cycle and in a short time.

SOLUTION: The circuit is provided with an input buffer 210, which receives an inputted external control signal CLK and outputs an internal control signal S1, and a control signal detecting circuit 220 which detects whether the signal CLK is operating or not. The buffer 210 outputs the signal S1 if the signal CLK is operating by the output of the circuit 220.



LEGAL STATUS

[Date of request for examination]

28.08.2003

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office